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Abstract 
Pseudo-random generation of test sequences offers an .economical 
alternative to stored-sequence methods, while eliminating the need 
for extensive analysis of the circuit under test.  This paper inves- 
tigates the application of this method to calculator chip testing. 
Although by their nature, pseudo-random sequences do not tend towards 
minimum lengths, short sequences were required by the calculator 
chip, due to its slow response times and the restricted access to its 
microprocessor components.  This study, then, is in large part 
concerned with methods of efficient sequence generation. 
Two types of pseudo-random machines were investigated.  The 
first was based on a conventional, linear-feedback shift register. 
The second contained a 16-state sequential machine, whose inputs were 
taken from the first machine.  The sequential machine functioned to 
restrict the syntax of the test sequences, in order to improve effi- 
ciency.  The overall design of these machines is presented, with 
emphasis on the pseudo-random generator and the post processor. 
Both types of machines showed good correlation with a stored- 
sequence test system.  As expected, though, efficient sequences were 
hard to find.  Largely through trial-and-error, a machine of the 
second type was found with a test sequence only 36 percent longer 
than the stored sequence.  While few theoretical guidelines can be 
given on the design of efficient sequence generators, this paper 
serves to show through example how such generators can be achieved. 
Introduction 
The task of testing digital large-scale integrated circuits is 
being made ever more difficult by new generations of I.C.'s.  The 
conventional way of testing these circuits is to stimulate the 
circuit with a stored test sequence, which must be based on a very 
careful and detailed analysis.  Such analysis is becoming unmanage- 
able with    the increasing complexity and size of new devices, 
and the resulting increase in ratio of internal circuitry to external 
pins.  When these circuits are sequential, it may be necessary to go 
through a number of test steps (i.e. input vectors), just to set up 
the necessary test conditions.  Also, the classical methods of anal- 
ysis, based on "stuck-at" models, are not adequate for LSI circuits 
prone to timing problems and interactions between adjacent circuitry. 
Yet another problem faced by most users in designing tests for these 
circuits is the lack of information on the circuits, due to the 
proprietary nature of such information. 
Pseudo-random testing is an attempt to circumvent the difficulties 
of analysis.  The method involves applying pseudo-random signals simul- 
taneously to the inputs of a known good device (KGD) and a device 
under test (DUT).  The outputs of the two devices are compared.  Any 
disagreement between the two devices signals the rejection of the DUT. 
The theory behind pseudo-random testing is that sooner or later, the 
random inputs will expose all functional failures of the chip; hence 
a detailed analysis of the chip is rendered unnecessary.  The term 
pseudo-random is used here, because while the chip input signals have 
all the statistical properties of random numbers,  these inputs are 
in fact algorithmically generated.  Thus, by beginning at *the same 
pattern, all DUT's can be given the same test sequence—a very useful 
property for testing purposes. 
Besides avoiding all the time and trouble in analyzing a circuit, 
pseudo-random testing reduces the cost of the test equipment.  Conven- 
tional test systems must contain memory for storing the test input 
patterns, and optionally for the correct circuit responses.  When 
these patterns become large, as is usually the case for LSI, an 
auxiliary memory such as a disc unit must be used to reload the main 
memory.  By contrast, pseudo-random signals can be algorithmically 
generated by a handful of inexpensive MSI devices. 
The central issue in pseudo-random testing is how thorough a test 
can be made within a reasonable period of time.  This paper describes 
a series of experiments which indicate that pseudo-random testing is a 
successful alternative to stored-pattern testing.  A pseudo-random 
tester for calculator chips was constructed for use in these experi- 
ments.  It caught all the functionally bad chips within 11 seconds. 
While this is 36 percent slower than an existing stored-pattern test 
system, it is nonetheless a respectable performance. 
Description of the Test Equipment 
Test equipment embodying the pseudo-random test philosophy was 
designed and built.  The tester was designed to be flexible, such that 
the random sequences could be easily changed, and would be greater in 
length than the longest test run for any given experiment.  As 
mentioned previously, DUT output responses were measured in comparison 
to a reference device, the KGD. 
The tester was designed to test one specific product—a calculator 
chip.  This particular chip was chosen because of its availability, and 
because its LSI character represented a testing challenge.  Since the 
design of the test equipment, as well as the experiments, was based on 
the characteristics of the calculator chip, it is necessary here to 
give a brief description of the chip. 
The chip controls a calculator with three user-accessible 
registers.  Registers 1 and 2 are independent, and contain the results 
of addition and subtraction operations.  Register 3 is called the 
grand total register, and is principally used in the accumulate mode 
of operation.  In this mode, the results of multiply, divide, and 
percent calculations, as well as the totals of registers 1 and 2, are 
automatically added to the register.  Numbers can also be added to, 
and subtracted from this register directly, by preceding the "+" and 
"-" keys, respectively, with the GT (grand total) key.  There are 
separate subtotal and total keys for registers 1 and 2;  these keys 
perform the same function for the grand total register when they are 
preceded by the GT key.  A count key gives the number of items 
entered in the first register, and when preceded by GT, gives the 
number of items in the GT register.  Finally, a non-add key allows 
printing of the current number or result.  A chain-mode of operation 
is made possible by automatic constant storage. 
The chip can display any number up to 12 digits long by 
outputting data serially on a single pin to a display chip.  The 
chip is also interfaced to a 20-character impact printer containing 
10 print solenoids.  The chip has an output port for each of the 10 
solenoids, which in turn can each print two characters in a dot matrix 
fashion.  The printer mechanism provides a mechanical scan for 
character formation, and furnishes three signals to the calculator 
chip for synchronization.  A signal, M, controls the print motor, 
while a signal, E, is used to control an overflow lamp on non-display 
models. 
Data inputs to the chip come from the keyboard and static 
switches.  The keyboard consists of 30 keys organized in an eight-by- 
four crosspoint switch matrix.  It is scanned by strobe lines which 
apply signals in eight different time slots to the matrix, which in 
turn passes the selected strobe onto one of four return lines.  The 
static switches are slide switches which allow the operator to select 
accumulate or non-accumulate mode, the type of rounding used (up, 
down, or normal), and decimal select, which controls the print and 
display formats. 
The most significant feature of this chip from the testing 
standpoint, is that the microprocessor it contains is fully embedded 
within it.  There is no direct access to the microprocessor components 
of ROM, RAM, and ALU:  these components can only be tested in the 
framework of an operating calculator, i.e. via keyboard and static 
switch inputs, and printer and display outputs.  As an example of the 
consequences of this, consider the testing of the ROM.  With external 
access, each word of ROM could be addressed, and the contents compared 
with a reference.  Lacking this external access, the ROM must be 
tested by a sequence of keyboard and static switch inputs which 
exercises all portions of the ROM, and is such a manner that any 
incorrect instruction or data in the ROM will affect an output to the 
printer or display chip. 
The overall structure of the tester is shown in Fig. 1.  The 
pseudo-random signal generator (PRSG)1 generates five binary signals 
for keyboard entries and six signals for static switch information. 
These signals are supplied to both the DUT and KGD through separate 
interface circuits, and are also used in the keyboard display driver. 
The five signals of keyboard information produce 32 possible keys, 
whereas the actual calculator chip recognizes only 30 keys.  Hence 
two illegal codes exist.  When generated, they are detected by logic 
in the display driver module.  A signal is then fed to the clock 
generator, which produces a new clock pulse and causes the PRSG to 
produce a new output word. 
A special function of the PRSG is to generate the clear-all key, 
CA.  There is no separate key on the calculator for this;  rather it 
*W. Luciw, "Can a User Test LSI Microprocessors Effectively?," IEEE 
Semiconductor Test Symposium, 1975, p. 75. 
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is selected by two successive depressions of the clear—entry key, 
CE.  The probability of 1/900 for two successive CE keys was deemed 
to be too small, and so a special circuit was created, which causes 
a normally generated CE to be followed by a second CE whenever two 
other PRSG outputs are also both true.  This increases the probability 
of CA to about 1/120, a more reasonable frequency.  Too frequent an 
occurrence would have a disruptive effect, as each CA key causes the 
clearing of all previous calculations.  The same circuit is used to 
generate a CE, in order to clear an overflow condition resulting from 
a calculation, or from too many digits being input from the keyboard. 
The circuit generates CE by sensing the DUT E line.  This operation 
is necessary, as the calculator chip responds only to the CE key on 
an overflow condition. 
The clock generator uses a 74.6 KHz clock signal from the DUT 
to time the system.  It generates an enable signal for the keyboard 
interfaces, which in effect "depresses" or "releases" the chosen key. 
Via the enable signal, the current key is held on, until the DUT 
signals it has processed that key and is ready for a new key input. 
At the start of its next internal cycle, the clock generator produces 
a clock pulse to advance the PRSG, and at the same time holds the new 
key off for about 24 milliseconds, to allow a debouncing circuit 
within the DUT to time out. 
A second function of the clock generator is to generate the 
printer sync pulses in no-print operation.  No-print has the advantage 
of being much faster than print operation:  all results are then 
displayed on the tube via the serial output channel.  In the no-print 
mode, the actual mechanical printer is held off, using a special 
suppress-print input of the DUT.  The clock generator supplies the 
sync signals to simulate a print condition:  these signals are one 
clock cycle wide, one cycle apart, and with an overall period of 200 
cycles. 
The problem with no-print operation is that the character 
generator and printer-driver portions of the calculator chip are not 
tested.  This is remedied by automatically switching to a sample 
print mode whenever four selected signals in the PRSG are all true. 
The sample print operation is achieved by deactivating the suppress- 
print input of the DUT;  the actual printing is still suppressed by 
switching off the printer motor.  Using the clock generator to supply 
the sync pulses in place of the printer allows a sample print 
operation that is 25 percent faster than the printer. 
The comparators measure the DUT response against that of the 
KGD on 13 outputs of each device:  these are the 10 print-solenoid 
outputs, the motor and error lines, and the serial data output.  The 
comparison is run throughout the entire test;  however, it was found 
necessary to allow up to 2.4 microseconds variation in the timing of 
these outputs.  Therefore, an RC integrating network was placed on the 
overall comparator output.  A mismatch of at least 2.4 microsecond 
duration causes an error flip-flop to be set, signalling the failure 
of the DUT. 
The control circuit interfaces user-operated switches to control 
the test system operation.  The RUN pushbutton is used to begin the 
test sequence, and in pause mode, to advance the system to. the next 
test step.  Pause mode is active in single-step mode, pause-on-CA, 
step 10, step 100, step 1000, and pause-on-error modes.  The various 
step modes are used to advance the test sequence by the specified 
number of addresses.  This is useful for system debugging and DUT 
diagnosis.  Pause-on-Ca serves a similar function, the idea here 
being that CA effectively starts a new sequence.  Pause-on-error 
allows the state of the DUT and the test system to be examined upon 
an error.  By contrast, the halt-on-error mode, normally used in 
production testing, resets the entire system, with the important 
exception of the address display: in order for the failing address 
of a DUT to be displayed, this address is not reset in halt mode 
until a subsequent depression of the RUN button, which starts the 
next test. 
The calculator printer serves as an aid in debugging the test 
system and analyzing DUT failures.  It interfaces to the DUT through 
a calculator logic board (this is the board used in the actual 
calculator which interfaces the CPU chip to the rest of the machine). 
The address display and keyboard display modules are also useful in 
test system and DUT analysis. 
The fundamental importance to this work of the PRSG requires 
that it be examined in somewhat more detail.  Its architecture is 
shown in Fig. 2.  Basically, it consists of a 32-bit shift register, 
with feedback to the first stage from the exclusive-or combination of 
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two of the shift register outputs.  This structure has been well 
analyzed in the literature .  The outputs of the PRSG are .the shift 
register parallel outputs, and were arbitrarily chosen as indicated 
in the diagram,  kl through k5 are the key-select lines, s2 selects 
accumulate mode when low, and S3 low selects rounding of 5 (or normal 
rounding).  When s3 is high, s4 low or high selects rounding of 9 
(rounding up) or 0 (rounding down), respectively.  The ordered triplet 
(s8,s7,s6) specifies the decimal select:  in binary fashion from 0 
through 7, the triplet selects the format 0, +, 2, 3, 4, 5, 6, or F, 
where + denotes add-mode (in which a number XYZ is automatically 
formatted as X.YZ), and F denotes floating decimal format,  al and a2, 
when both true and when CE is also selected, cause the next key to be 
CE also (thus producing CA, in effect).  C , C , C , and C„, when all D        E   r        G 
true, enable the printer drivers within the calculator chips. 
A special feature of this equipment is the end-of-sequence (EOS) 
detector.  This circuit is comprised of eight four-bit magnitude 
comparators in cascade connection, which continuously compare the 
initial and current words of the PRSG.  The two words are equal only 
at the start of the sequence and upon the start of a sequence repeti- 
tion.  The A=B output of the comparator is gated with the key clock 
signal, KCLK, whose low-to-high transition coincides with the next 
PRSG clock.  This eliminates an EOS signal at the initial step.  The 
circuit frees the user from having to calculate the length of the PRSG 
sequence:  the test will terminate automatically upon pattern 
o 
S. W. Golomb, Shift Register Sequences, San Francisco, Holden Day, 
1967 
12 
repetition. Hence, the experimenter could allow the equipment to 
test the DUT for a month, if desired, with the assurance that the 
DUT was being constantly fed different patterns. 
A full set of schematic diagrams of the test system is given in 
Appendix A, along with some brief, explanatory notes and timing 
relationships. 
13 
Test Results 
A total of 193 calculator chips were tested on the ps'eudo-random 
(PR) test system.  These chips had all been previously tested on a 
conventional, stored-sequence test system.  Good chips were tested 
an average of some 100,000 test steps, while some arbitrarily 
selected chips were tested in excess of one million steps, the 
largest number being 3.37 million.  Test speed was about 852 steps 
per minute, or an average of 70.4 milliseconds per step. 
The correlation between the two testing techniques, summarized 
in Table 1, is nearly perfect.  Of the 193 chips, four discrepancies 
in test results appeared;  however, none of these discredit the 
concept of pseudo-random testing, as will be seen. 
One chip, which had previously failed on the conventional test 
system, passed on the PR system.  The chip exhibited a sensitivity 
to the waveform on the printer strobe line:  on the conventional 
tester, every line of print appeared garbled, due to incorrect 
synchronization between the chip and the printer mechanism, whereas 
the chip produced a normal printout on the PR system.  The difference 
Table 1  Correlation of PR test system and conventional 
test system. chips failed by   chips failed by 
Chips passed  PR tester PR tester 
by PR tester   ("hard" failures)  (intermittent) 
Chips passed by 159 1 2 
conventional tester 
Chips failed by 
conventional tester 30 0 
14 
in  the chip's behavior was attributed to a different value of capac- 
itance on the two systems' strobe lines.  This discrepancy* then, 
appears to be of a parametric rather than functional nature, and thus 
of no concern to the pseudo-random test concept. 
The other three chips were conventionally tested as good prior 
to their failure on the PR system.  Two of these failed intermittently. 
One chip failed two successive test runs, failing at different 
addresses, and then never failed again, even though it was retested 
for 1.8 million test steps.  The other intermittent failure tested 
good through the first 50,000 test steps before failing.  When 
retested, it stopped dead at step 0.  It was also dead on a subsequent 
test on the conventional system.  It was concluded that these two 
chips suffered "infant mortalities," as all testing was done prior to 
a burn-in operation designed to catch such problems. 
The third chip is the most interesting to this work.  The chip 
consistently failed on the PR system at step 611, and consistently 
passed retests on the conventional system.  An investigation into the 
cause of the failure showed it to be related to the timing of a CE 
key following an arithmetic overflow.  The key prior to the failure 
was the "%" key, which combined with the state of the calculator chip 
to cause the operation 0 '/.  0 %  .  The overflow caused the CE key 
to be generated, after which the PRSG generated two successive CE's on 
its own  (the result of a CA function).  The timing of the CE keys was 
28 msec, duration apiece.  The DUT effectively ignored the first CE, 
while the KGD responded to it.  It was concluded that the first 28 
15 
msec, interval was not sufficiently long to allow the faulty DUT to 
respond to CE, since in a normal calculator environment, the  chip 
responded correctly to this sequence.  This would also explain why 
the conventional test system failed to catch the problem, as it 
provided a much longer interval to the DUT.  Thus, although the 
failure appears to be legitimate, it is a problem which would never 
be observed by any user of the calculator. 
Experiments were now run to determine the effect of different 
pseudo-random sequences on the failing chips.  Four sequences besides 
the original one were used:  two in which the feedback exclusive-or 
of the shift register was given different inputs from the shift 
register, and two in which the initial conditions for the shift 
register were changed, using the same exclusive-or inputs as the 
original machine. 
The experiments were run on 16 of the rejected chips.  The 
other 14 rejects were not included in these experiments because of 
very low failing addresses or because they exhibited precisely the 
same behavior as other chips used in the experiments.  The results are 
summarized in Table 2, while Table 3 gives the PRSG constructions for 
the various sequences.  Table 2 lists the average and the maximum 
first fail addresses for each sequence, with and without chip G80 
(this was the chip which exhibited the questionable failure on the 
PR system while passing on the conventional system).  Due to the 
debatable nature of the failure, and the often dramatic effect on the 
testing statistics, the sequences have been characterized with and 
1 6 
Table 2  Failing addresses of selected reject chips, for 
different pseudo-random sequences. 
Chip no.     Seq. 1   Seq. 2   Seq. 3   Seq. 4   Seq. 5 
R2 
R6 
R16 
R20 
R33 
R64 
R67 
G65 
R'33 
R'38 
R'43 
R'46 
R'49 
XI       \ 
G120 
G80 
Average        123     264     212     489      384 
14 13 . 4 4 2 
20 21 21 4 2 
97 1801 1155 157 2562 
3 3 3 4 2 
14 13 4 65 7 
9 12 8 4 5 
16 20 6 14 20 
103 106 16 91 51 
101 110 77 56 20y8 
182 85 558 140 74 
139 252 153 1937 165 
223 17 254 94 398 
4 4 5 75 32 
103 28 212 160 11 
325 562 716 N.A. N.A. 
611 1178 198 4529 2214 
Average, 
G80 excluded 90 203 213 200 253 
Max. address 611 1801 1155 4529 2562 
Max. address, 
G80 excluded 325 1801 1155 1937 2562 
Table 3  PRSG connections for sequences 1 through 5. 
Initial conditions (stage 1 appears 
on the left) 
1100 1111 0000 1011 0100 1110 0001 0011 
same as seq. 1 
same as seq. 1 
0000 0100 0000 0000 0000 0000 0001 0000 
1000 0000 1011 0100 0110 0100 1011 0000 
. no. Stage no. of 
X-or inputs 
1 13, 32 
2 15, 32 
3 9, 32 
4 13, 32 
5 13, 32 
1 7 
without the chip.  As a matter of practicality, a test engineer might 
well decide to choose a sequence generally the most efficient, and 
ignore the effects of G80.  The addresses in sequences four and five 
for chip G120 are not given, because the experiments were run before 
this chip was known to be a reject. 
A quick glance at the data shows that sequence one was by far 
the most efficient, using any of the four criteria for its performance. 
Probably the most important parameter for evaluating sequence effi- 
ciency is the maximum address excluding G80.  This parameter provides 
a least upper bound on the test length required to catch all conven- 
tional failures.  With respect to this parameter, sequence one is 3.6 
times shorter than its closest rival. 
An attempt was made to find more efficient sequences.  This was 
done using the 28 different sequences created by applying one of the 
exclusive-or inputs to all untried shift register outputs, leaving 
the other input at stage 32 and using the initial conditions of 
sequence one.  In combination with the EOS detector, chip R16 was 
sufficient to disqualify all the sequences.  Eleven of the 28 sequences 
were disqualified by EOS, where pattern repetitions were found at 
addresses as low as 48 (this corresponded to the highly symmetrical 
exclusive-or connections at stages 16 and 32).  The closest candidate 
to sequence one failed R16 at step 442 and G80 at 1,675.  The average 
failing address for R16, for sequences not aborted by EOS, was 1,734. 
The search for more efficient sequences covered a relatively 
microscopic number of sequences:  varying just the initial conditions 
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would generate 2  - 1 non-trivial sequences.  The experiment merely 
served to show that, while a better sequence might exist, "it might 
also be very difficult to find, as sequence one gave superior results 
to all the other 21 sequences tried (including sequences two through 
five, but excluding the 11 rejected by EOS). 
At this point, some observations on the PR§G design can be made. 
It is impossible to know what PRSG construction produces the most 
efficient sequence, without perfect knowledge of all possible chip 
faults.  Calculation can only be used to select sequences with long 
periods.  And even then the EOS detector makes an attractive alter- 
native, as it is easy enough to implement, and takes all the worry 
out of searching for different sequences. 
It is recommended that the prospective PRSG designer use an 
experimental approach to achieve an efficient machine.  The physical 
construction of the PRSG can be a big help in this regard, by allowing 
sequences to be easily changed.  For example, the author's PRSG was 
constructed on a plug-in board using wire-wrap IC sockets, where all 
initial conditions and exclusive-or inputs were wired using solderless 
terminals able to push onto the wire-wrap posts.  The need for readily 
changeable initial conditions is dramatically illustrated by the data 
of sequence one versus sequence four or five. 
While no guidelines exist on the choice of shift register 
feedback and initial conditions, some can be given for choosing the 
particular shift register stages used as PRSG outputs.  A close study 
of the particular PRSG used in this work reveals a relationship 
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between successive PRSG output words.  Referring to Fig. 2, it is seen 
that the output of any stage at time t, is the same as the output of 
the stage immediately to the left, at time t-1, with the exception of 
stage 1.  This phenomenon has been termed the "shift register 
effect."'5  The practical  effects of this phenomenon are illustrated 
in the three following examples.  Some details of operation must be 
given first. 
Fig. 2 shows that, for the particular PRSG used, 
\   =   Q3 
\   =   % 
*3 = Q6 (1) 
^4 = QlO 
^5 = Q19 
It immediately follows that 
kg(t) = k4(t-9) = k3(t-l3) = k2(t-l4) = k^t-16) (2) 
k4(t) =        k3(t-4) = k2(t-5) = k^t-7) (3) 
k3(t) = k2(t-l) - k^t-3) (4) 
k2(t) = kx(t-2) (5) 
Equations (2) through (5), together with Table 4, are sufficient to 
analyze several successive steps of PRSG operation. 
Example 1:  The key S2 at t = 0 has k = 1.  Equation (4) then 
gives k = 1 at t = 1.  Hence S2 must be followed by a key from the 
set of 15 keys for which k = 1.  In particular, this means that, 
3Luciw, p. 77 
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5 3          1 
/. SI        S2 
4 2          0 
X Tl   (not 
used) 
Table 4 Calculator keyboard coding. 
k3k2kl 
kck„    000  001  010  Oil  100  101  110  111 5 4  
0 0  CE/CA      00   9   7 
0 1   (not  CNT  -1   -2  % 
used) 
10 T2  000    .   8    6 
11 GT  #   +1   +2 
Note:  # indicates non-add key. 
given S2, the probability of a second S2 is 1/15,  instead of 1/30 
for a random process.  Given two successive S2 keys, equations (4) 
and (5) give that the following key is from the set of seven keys 
for which k = k = 1.  In particular, this means that, given two S2's 
in succession, the probability of a third S2 is 1/7, instead of the 
desired 1/30. 
This example draws on a real occurrence.  At about step 540 in 
sequence one,  four successive S2's occurred, followed by SI, followed 
by yet another S2.  This behavior is certainly not conducive to 
efficient sequences. 
Example 2:  The key "5" has k = 0.  Equation (4) provides that 
the next key must have k = 0.  From Table 4, it is seen that the 
only numerics that can follow a 5 are 8, 9, 00, and 000.  Thus, the 
BCD series 0101 0101 0101 ... could not be generated by this 
*The actual probability is about 1/14, as the effect of illegal codes 
must be taken into account.  For the sake of clarity, the probabil- 
ities used in this example are first order approximations, meant only 
to illustrate the effect of the shift register architecture. 
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particular PRSG.  Whether this limitation has any real significance 
is of course debatable, and the "worst case" quality of such a pattern 
would depend on the calculator chip's physical geometry. 
Example 3:  Using similar methods, it can be shown that the 
sequence ^*GT, CNTj. has twice the normal probability, while £GT, Sl^ 
and -fGT,S2^- each have zero probability.  The first case is in fact 
desirable, as the probability of getting an item count of the grand 
total register is increased from about 1/900 to 1/450 (intervening 
illegal codes do not abort the sequence).  The second case illustrates 
a very serious drawback of this PRSG:  there is no way of getting the 
subtotal for the grand total register.  As it happened, none of the 
chips tested had faults sensitive to this sequence.  Instead, this 
merely serves to illustrate a potentially hazardous pitfall in the 
design. 
From these examples, the dangers of having shift register taps 
too close together should be apparent.  While the "shift register 
effect" cannot be eliminated, its effects can be largely removed by 
properly spacing the shift register taps.  At worst, the effect can 
be made to happen several keys later, instead of at the very next key. 
2 2 
Post Processor 
An attempt was made to find a more efficient type of -PRSG. 
The motivation is naturally one of testing speed.  At a relative 
snail's pace of 70 msec, (average) per test step, every key input 
ought to do something useful.  For example, the most efficient PR 
sequence required 325 test steps, giving a test time of 21 seconds. 
By comparison, a carefully thought-out, hand generated test sequence 
used in the conventional system, was achieved in 113 steps. 
An illustration of the sometimes wasteful tendencies of PR 
sequences is given in Table 5.  This operation occurs in the first 
36 addresses of sequence one (the actual number of test steps is 31— 
address 0 is ignored due to a power-on initiate sequence" within the 
chip, while four illegal key codes, which do not increase testing 
time, are contained in the sequence).  This sequence provides 
valuable insight into efficient test pattern generation, and is 
worthy of some exploration. 
The innocent-looking "-1" key at address 1 is certainly wasteful, 
but far from useless.  The calculator chip must "recognize" the key, 
then transfer control to the portion of ROM that processes this key. 
All the while, the DUT's CPU must keep in step with the KGD's.  For 
example, should the DUT's CPU skip an instruction, it will lose 
synchronization with the KGD.  This will be interpreted as an error 
on the next line of print,  even though the correct result is printed. 
The keys at addresses 2, 3, and 4 serve similar purposes.  The 
worth of these keys is demonstrated by chips R20 and R'49, which 
2 3 
Table 5 PRSG operation (sequence one). 
ddr. Key Prir it out Display 
0 # 0. 000000 c 0 
1 -1 0. 000000 -1 0 
2 2 2 
3 5 25 
4 CE 0 
5 8 8 
6 V. 8. 000000 v. 8 
7 + 1 8 +1 8 
8 2 2 
9 6 26 
10 GT 26 
11 CE 0 
14 - 0 
15 T2 0 T2 0 
16 8 8 
17 5 85 
18 9 859 
19 2 8592 
20 1 85921 
21 = 85 921.00000 V. 
8 000000 = 
10 740.12500 T 10740.12500 
22 8 8 
23 % 
8 
8 
,000000 
V. 
% 
100.00 T+   - 100.00 
24 -1 100 -1 -92.0000 
25 % 100.0000 V. 
8 .000000 % 
1 250.0000 T 1250.0000 
26 CE 1250.0000 
28 - 0 
30 • 0 
31 5 -0.5 
32 T2 0.00 T2 0 
33 • 0 
34 4 0.4 
35 CNT 3 1 3 
Notes: 
1. Illegal codes occurred at addresses 12, 13, 27, and 29. 
are accordingly omitted from this listing. 
These 
2. For the sake of clarity, the static switch settings are not given. 
Their effect is often visible on the printout and display formats. 
For example, the number 8 is printed in steps 6 and 7 with decimal 
2 4 
Table 5  (continued). 
select of 6 and 0 (or F), respectively.  The "T+" in step ..23 indicates 
that the quotient has been entered in the grand total register, as a 
result of accumulate mode. 
3. The "." appearing at the left in the display column indicates that 
the grand total register is non-empty. 
failed at addresses 3 and 4 respectively.  This notwithstanding, the 
sequence could be improved simply by changing the order from"£-l» 2, 
5} to £2,5,-y.  The non-zero operand of "-1" would test register 1, 
the ROM, and the ALU more effectively, while permitting the same keys 
to activate their respective routines.  Similarly, while the CE key 
in address 4 accomplishes some testing, it also acts to destroy non- 
zero operands.  Ideally then, its appearance should be limited.  For 
the same reasons, the keys in addresses 8 through 15 and 26 through 
34 could be put to better use. 
These observations suggest that a way of improving efficiency is 
to control the syntax of the sequence.  The syntax of an ideal 
sequence might be:  "a sequence starts with an optional CA, followed 
by an operand, followed by a string of one or more operators, followed 
by another operand, followed by more operators, and so on."  In 
addition, several rules may be formulated: 
1. An operand may not begin with any of the zero keys. 
2. A GT must be followed by +1, +2, -1, -2, CNT, SI, S2, Tl, or 
T2 (otherwise the key would be ignored). 
3. The SI, S2, Tl, T2, and CNT keys should be avoided until 
other operators have caused registers 1 and 2 to be non-zero. 
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4. The CE and # keys should be avoided, but not eliminated. 
These rules were implemented on the PR test system by* means of 
a 16-state sequential machine, whose inputs are taken from four PRSG 
lines.  The states of the machine are organized according to the type 
of outputs produced.  For example,  the state SUB outputs SI, S2, or 
CNT, depending on the PRSG input. 
An informal state diagram for this machine, referred to as the 
post processor, is given in Fig. 3.  Specific information on outputs 
and next state transitions has been omitted, in order to present an 
uncluttered picture.  The output for each state is a key from the set 
corresponding to that state, and is selected by the four-bit PRSG 
input.  The specific output transition is also a function of the 
input;  the probability of a given transition is indicated in the 
diagram by a number carrying the weight of each transition along that 
transition.  Complete information for this machine is contained in 
the state table, included in Appendix A. 
It is seen that this machine comes close to achieving the 
desired syntax.  A few observations on the construction are in order 
here: 
1. The CE state can be entered in three ways from inside the 
machine (note that each entry carries the minimum weight, in 
accordance with rule no. 4), or from the outside upon an 
error signal.  The same state is used as a starting point in 
order to simplify the hardware;  however, CA1 is a more 
appropriate starting state. 
2. States NUM and NUM~ are duplicates, as are states NUM and 
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error 
Start 
Output responses: 
NUM^. = {l, 2, 3, 4, 5, 6, 7, 8, 9, -, .} 
ZERO . = {0, 00, OOO} 
CE = CA . = {CE} 
GT .  = {GT^ 
OP x  = {+1, +2, -1, -2} 
OP2 ={OP^U{X, V., #> 
0P3 =l0P2V{=' %) 
SUB = {SI, S2, CNT} 
TOT = {Tl, T2} 
Fig. 3  Simplified state diagram for post processor. 
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NUM .  These parallel states allow any number to be generated. 
States NUM  and NUM0 together provide seven  transitions 
into state NUM., for j =1, 2.  If these states were combined, 
at least four of the 11 different outputs would have transi- 
tions into some other state.  For example, if the transition 
corresponding to the output "5" led into state OP , then 5 
could only appear at the end of a number.  The problem is 
solved with a parallel state machine, where at least one of 
the states has its transition for output "5" back into NUM. 
The hardware structure of the post processor (PP) is shown in 
Fig. 4.  It is of the classical form, where a 1702A type PROM is used 
in place of the conventional, discrete combinational logic (C.L.). 
Use of the PROM allows the otherwise unwieldy C.L. to be condensed 
from 
PRSG 
outputs 
< 
ka. 
ka. 
Sl<- 
S2*- 
S3<- 
S4<r- 
ka3>-*|A2 
V_ka4" 
AO 
Al 
A3 
A4 
A5 
>A6 
A7 
PROM 
C1702A 
DO 
Dl 
D2 
D3 
D4 
D5 
D6 
D7 
QO 74C 
Ql 174 
Q2 
Q3 hex D 
DO 
Dl 
D2|* 
D3 
KCLK   >- 
elk    FF      clr 
T 
S4 
S3 
S2 
SI" 
H> 
kar 4 
S3—f 
S 
S 
-okPl 
-Okp 
>. 
key code, 
,        I  to keyboard 
r-o k 
-O k p 5 
matrix of 
DUT and KGD 
-y 
i—i—y . . 
— clr 
"Error 
Fig. 4  Schematic diagram of post processor. 
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into a single package, while at the same time allowing changes in 
the sequential machine to be made very easily. * 
The PROM has a capacity of 256, eight-bit words, which requires 
an eight-bit addressing scheme.  The 16 states require a four-bit 
code, leaving four bits as inputs from the PRSG.  The eight outputs 
must supply four bits for next-state information, leaving only four 
bits to generate a five-bit key code.  Fortunately, the fifth bit 
can be generated with a minor amount of C.L. 
Three sequences were run on the PP machine, using the same PRSG's 
as in the previous tests (refer to Table 3).  The results are given 
in Table 6.  These results are disappointing, and in fact compare 
unfavorably with the original shift register (SR) machine.  On the 
average, the maximum failing address, excluding G80, was almost three 
times as high as that of the SR machine (4310 versus 1556).  Even 
more dramatic was the increase in the failing address for G80, which 
in all three sequences was too high to wait for (it is entirely 
possible that G80 never fails on the PP machine). 
The increase in the G80 address is very likely due to the 
"cleaner" operation of the PP machine.  G80 failed in at least one SR 
sequence, on an arithmetic overflow followed by a CA.  In the PP 
machine, arithmetic overflow is less likely due to the tendency to 
provide non-zero operands (e.g. in the divide operation).  Also, the 
error signal resulting from the overflow causes only a single CE to 
occur in the PP machine, rather than the two CE's (equivalent to a 
CA). 
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Table 6  Failing addresses of selected chips, for PP machine 
Chip no.    Seq. 1   Seq. 2  Seq. 3 
R2 
R6 
R16 
R20 
R33 
R64 
R67 
G65 
R'33 
R'38 
R'43 
R'46 
R'49 
XI 
G120 335     N.A.     N.A. 
G80        >20,000  >60,000 >10,000 
Average*   > 1,001    >800  >1,272 
Average, 
G80 excluded   401      143      649 
Max. address* MO,000 >10,000 >10,000 
Max. address, 
G80 excluded  4,400     875    7,654 
3 3 3 
18 7 13 
4400 645 7654 
6 6 5 
3 3 3 
4 4 4 
4 4 4 
145 69 87 
68 37 31 
420 875 30 
488 115 1191 
42 64 48 
3 3 2 
80 169 8 
* 
For the sake of comparison, the address ">10,000" for G80 has 
been used for this entry. 
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The overall decrease in efficiency for the PP machine is much 
more difficult to explain.  The suspicion is that some of *the 
"nonsense" sequences, eliminated in the interest of efficiency, were 
in fact capable of revealing some otherwise obscure failure modes. 
A careful study of the PP machine operation revealed several 
problems.  The most serious problem was that a significant number of 
zeroes were generated as operands, despite all the precautions to the 
contrary. 
Referring to Fig. 3, it is seen that upon the start of a new 
sequence from state CA , the states TOT or SUB (generating the total 
and subtotal operations, respectively) are nearly always entered 
after at least two other operators have been generated.  This was 
done with the expectation that registers 1 and 2 would usually have 
non-zero contents before the total or subtotal operator was given. 
In actual operation, though, this was not always the case.  It can be 
seen that when the result is in fact zero, this value may be used as 
an operand by a key from.state OP  (the transition to 0P„ is necessary 
to test the chaining capability of the calculator chip).  Since OP 
can return to itself, a zero-operand may be shared by several 
operators, thereby compounding the problem.  A second way in which 
zero-operands were generated was by the " - " and " . " keys contained 
in the NUM. sets.  There is an estimated probability of .072 that only 
the "-",".", and zero keys will be encountered in constructing an 
operand. 
In order to overcome these problems, a second post processor 
machine, designated PPII, was implemented.  The state diagram for 
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error 
Start - 
Output responses: 
NUM1 = NUM3 =flt2,3,4»5,6,7,8,9} 
NUM2 = NUM4 = {NUMJU{0, 00, 000, . , -} 
CE = CA1 = CA2 = {CE} 
GT  = GT2 {GT} 
PMJ = {+1, -1} 
PM2 = {+2, -2} 
OP, 
0P„ = 
0P3 = 
TT. = 
TT„ = 
{PMjU{PM2^ 
{OPjtffx, 7.} 
{x, */.,=, %, #} 
{si, Tl, CNT} 
{S2, T2} 
Fig. 5  Simplified state diagram of post processor II 
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this machine is shown in Fig. 5, while the state table is given in 
the Appendix.  The main difference between the two PP machines is the 
inclusion in PPII of two new states, PNL and PM„ , and the reorgani- 
zation of states SUB and TOT into TT  and TT .  The net effect is 
that, by and large, a total or subtotal for a given register cannot 
be generated without first adding or subtracting at least one entry 
from that register.  It should be noted here, that a small chance is 
deliberately provided to enter TT . from the CE state, thus allowing 
a zero total.  This is done in order to test the "oddball" failure 
modes. 
The addition of the two PM states required that two other states 
be eliminated to make room.  This was done by combining the ZERO 
state with one of the parallel NUM states.  By requiring the state 
containing the zeroes, " . " , and "-" keys to be entered solely 
through the state containing just the nine non-zero digits, a non- 
zero operand is guaranteed.  The drawback of this scheme is that all 
operands will have an absolute value greater than one.  A failure 
mode exposed by an operand less than one in absolute value would 
receive this only through a chain calculation involving the division 
of one number by a larger one, or by way of the decimal select " + " 
mode, which formats a number XX as O.XX . 
A number of smaller changes were also made in the state table 
of PPII, such as eliminating successive CA's, and decreasing the 
probability of the S. keys.  All changes discussed up till now were 
accomplished simply by reprogramming the PROM, a task of only 45 
minutes.  Unfortunately, the combinational logic supplying the fifth 
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bit of the key code had to change as a result of the reorganized TOT 
states.  One other hardware change was made, affecting the> probability 
of the accumulate static switch, such that the accumulate mode was 
selected 3/4 instead of 1/2 of the time.  This was done to provide a 
better test of the grand total register. 
Four complete sequences were run;  the results are shown in 
Table 7.  The first three sequences correspond to the same SR machines 
as in the earlier tests.  The fourth sequence had exclusive-or inputs 
at stages 14 and 32, and was found in the manner described for the SR 
machines, by searching for the sequence with the lowest maximum fail 
address, with G80 excluded. „ 
At this point, a comparison of results for the different types 
of machines shows that PPII is a definite improvement over PPI, but 
is still somewhat inferior to the SR machine.  The optimum PPII 
machine—sequence 4— has the same maximum address, excluding G80, 
that the optimum SR machine does, while the average failing address, 
excluding G80, is 34 percent lower.  This performance sounds a bit 
better than the SR machine.  However, it must be remembered that 1/16 
of all SR addresses correspond to illegal codes, which do not 
represent any increase in testing time. 
a Any meaningful comparison between the performances of the SR and 
PPII machines would require a great deal more data, both in the amount 
of sequences run and in the number of bad chips tested.  However, the 
PPII machine would appear to have the better chances of displaying 
the shortest sequence, excluding G80.  This estimation is based on 
the average performance of the four PPII sequences versus the five 
34 
3 3 5 14 
4 4 5 14 
252 580 164 325 
4 4 5 5 
3 3 10 22 
9 15 13 32 
37 12 13 9 
32 44 14 55 
192 24 38 24 
41 786 366 45 
132 523 102 93 
1138 1859 74 62 
3 3 2 2 
10 42 23 55 
64 22 105 133 
5,855 27,631 19,490 45,625 
Table 7  Failing addresses of selected chips, for post processor II 
operation. *■ 
Chip no.       Seq. 1    Seq. 2    Seq. 3   Seq. 4 
R2 
R6 
R16 
R20 
R33 
R64 
R67 
G65 
R'33 
R'38 
R'43 
R'46 
R'49 
XI 
G120 
G80 
Average 1,111     1,972     1,277    2,907 
Average, G80 
excluded 128      262       63       59 
Max. address    15,855    27,631    19,490   45,625 
Max. address, 
G80 excluded     1,138     1,859      366      325 
SR sequences.  The average maximum failing address of all sequences, 
excluding G80, was 922 for the PPII machine, compared with 1556 for 
the SR machine. 
A final attempt was made at finding more efficient machines, 
both of the SR and PPII types.  Up till this point, no conscious effort 
had been made to tailor the test sequences to the failure modes of 
the chips.  This was now done, by using the initial conditions to 
advance the sequence of a known, efficient machine closer to the 
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failing address of the worst case DUT.  Specifically, an attempt was 
made to enhance the two most efficient machines:  sequence one of the 
SR machine, and sequence four of the PPII machine.  The worst case 
chip for the SR machine, sequence one, is G120, which failed at 
address 325.  The initial conditions were now set to correspond to 
address 250, so that G120 would fail at step 75 (strictly speaking, 
this would only occur if the initial state of the calculator chip did 
not affect the outcome at the failing address, which is certainly true 
if a CA occurs between addresses 250 and 325). 
This method is based on the attempt to get rid of the worst case 
DUT, in the hope that the other DUT's will have less obscure failure 
modes, and will thus fail in reasonable time without the need of any 
special "prompting." Because the PPII machine, sequence four, also 
had address 325 for the worst case failure, it was hoped that these 
initial conditions would benefit the PPII machine as well. 
The results of this experiment are given in Table 8.  Regret- 
tably, chip R'38 was unavailable, as it developed an additional 
failure mode prior to this experiment, which produced very low 
failing addresses.  G120, in sequence six of the SR machine, behaved 
as predicted, failing at step 75.  However, three other chips 
produced failing addresses higher than 325.  The obvious conclusion 
is that this method can succeed if only one chip exhibits a difficult 
failure mode.  The results for SR sequence seven were also worse than 
SR sequence one. 
The operation of the PPII machine is much more encouraging: PPII 
sequence five was able to detect all bad chips, excluding G80, in 
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Table 8  Failing addresses of selected chips, using initial conditions 
corresponding to step 250 of SR sequence one. 
Chip no. 
R2 
R6 
R16 
R20 
R33 
R64 
R67 
G65 
R'33 
R'43 
R'46 
R*49 
XI 
G120 
G80 
Average 
Average, G80 
excluded 
Max. address 
Max.   address, 
G80  excluded 
Seq.   6, 
SR 
3 
10 
539 
3 
8 
9 
2 
142 
60 
448 
360 
50 
116 
75 
361 
146 
130 
539 
539 
Seq.   7, Seq.   5, 
SR PPII 
6 
10 
242 
2 
6 
1 
7 
39 
21 
752 
33 
3 
13 
69 
173 
92 
86 
, Seq, • 6, Seq, . 7, 
PPII PPII 
3 3 3 
45 3 3 
77 177 484 
5 3 3 
3 36 11 
16 1 1 
15 7 21 
87 235 97 
154 61 7 
91 181 136 
92 446 63 
1 1 1 
87 259 23 
67 216 227 
> 6,173 
> 461 
53 
>6,173 
> 520 
116 
>6,173 
> 484 
77 
752 >6,173 >6,173 >6,173 
752 154 446 484 
Note: all sequences used shift register stage 32 as one input for the 
exclusive-or feedback.  The second input is as follows: 
Seq. 6 (SR) — stage 13 
Seq. 7 (SR) and Seq. 5 (PPII) — stage 26 
Seq. 6 (PPII) — stage 14 
Seq. 7 (PPII) — stage 9 
just 154 steps.  This is twice as efficient as the best SR machine, 
and only somewhat inferior to the manually generated sequence of 113 
steps used in the conventional tester.  The other two PPII sequences 
did l,£ss well, requiring 446 and 484 steps to test all chips except 
37 
G80.  All three PPII sequences were aborted arbitrarily after 
6173 steps on the G80 test. 
A point worth noting here is that for any given chip, the PPII 
machine cannot have its sequence as predictably shortened as with 
the SR machine.  For example, chip R16 in sequence four failed at 
step 325.  Since sequence six used the same exclusive-or couplings 
as sequence four, with the initial conditions being advanced 250 
steps, it might be expected that R16 should fail sequence six at step 
75.  In fact, R16 failed at step 177.  The probable reason for this 
lies in the nature of the PPII sequential machine, which would require 
a synchronizing sequence to force the machines of sequences four and 
six into the same state, and soon enough for the calculator chip's 
own sequential machine to become synchronized.  Thus, despite the 
success of this technique, it would appear to be a hit-or-miss method. 
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Summary and Conclusions 
Pseudo-random test sequences have been shown to be arv effective 
and accurate alternative to stored sequences in the testing of 
calculator chips.  All the pseudo-random test systems investigated 
achieved essentially full correlation with the conventional, stored- 
sequence test system.  In addition, some of the pseudo-random machines 
detected a somewhat obscure failure in a chip qualified as good on the 
conventional system. 
Two types of pseudo-random sequence generators were investigated. 
The first type, designated SR, consisted of a linear feedback shift 
register, which generated a free mix of simulated calculator inputs. 
The second type, designated PP, consisted of a 16-state, post 
processor attached to the SR machine's output lines.  The PP machine 
functioned to control the syntax of the test sequences, in an attempt 
to improve the test efficiency. 
The concern for test sequence efficiency was of major importance 
in this work.  This was due to the slow response times of the test 
product, which needed an average of 70 milliseconds for each test 
step.  At this speed, the most efficient SR machine required 21 
seconds to distinguish bad chips from good ones.  In contrast to 
this , a PP machine was found which did the same job in 11 seconds. 
This was only 36 percent slower than the stored-sequence system.  The 
existence of even faster SR and PP machines is very well possible, as 
only a microscopically-small fraction of all possible machines was 
evaluated. 
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Some related questions arising in this study were: 
1. How does the test system designer choose initial conditions 
and feedback lines in constructing the optimum SR machine? 
2. For a given SR or PP machine, how does the test engineer 
determine the maximum sequence length (i.e. how long should 
a chip be tested before it is considered good)? 
The answers to these questions must be determined empirically, since 
even perfect knowledge of the machine's behavior is useless without 
a complete catalog of all possible DUT failure modes.  In the case 
of the SR machine driving the PP machine, the shift register's effect 
on the calculator chip is even further obscured by the intermediate 
PP stage. 
These considerations point out the need for a source of faulty 
chips, in order to set up the pseudo-random equipment.  In effect, 
this requires a stored-sequence test system.  This need not be a 
problem, however.  The OEM user could obtain these chips from the 
vendor, while the vendor in turn is likely to have access to computer- 
controlled test equipment, so that he can perform design verification. 
It must be realized here that pseudo-random equipment can never be 
, used for design verification, as faults are detected by comparing the 
responses of the DUT with a reference device of the same design. 
Hence the vendor must first use conventional equipment to sort out a 
number of bad chips.  He can then free up this facility for more 
demanding tasks, by employing a pseudo-random system. 
Comparisons between the SR, PP, and stored-sequence systems are 
very -risky here, due to the limited number of bad chips used in this 
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study.  Safe conclusions should be drawn only through testing 
several hundred chips with unique failure modes.  Similarly, many 
more SR and PP machines should be tried before a safe comparison of 
the two can be made.  Nevertheless, several tendencies of these 
machines are evident. 
The PP machine appears to be more efficient than the SR.  This 
judgement is based first on the efficiency of the optimum PP machine 
being twice as great as that of the optimum SR machine, taken from 
a universe of about 23 of each type, and second on the average 
efficiency of the PP machine being nearly three times as great as 
that of the average SR machine. 
The SR machine has the obvious virtue of simplicity of design: 
unlike the PP machine, its success does not depend on a detailed 
understanding of the product under test.  In addition, its very 
randomness seems to give it a better chance of catching the "oddball" 
failure modes, such as G80, than either the PP machine or the stored- 
sequence systems. 
Despite the apparent success of the PP machine, it is question- 
able  if it is worth all the trouble.  The advantages offered by 
pseudo-random testing are the cost of implementation and the freedom 
from programming the test sequence, particularly where detailed 
information on the test product is required.  In trading some of its 
randomness for sequence efficiency, The PP machine has largely given 
up these advantages.  The programming effort for the PP machine need 
not be as precise as for the fully programmed case, but it happens 
that the cost of implementation is actually greater, as will be 
e 
4 1 
explained below. 
It should be realized that all these conclusions are relative 
to the type of product considered here.  The particular calculator 
chip used in this work required only two, 256-word PROM's to store 
the test sequence in the conventional system.  The relative costs 
and programming required for the single PROM,  added to the cost of 
the SR machine driving it,  are thus put into an unfavorable light. 
A more complex DUT would require no additional PROM's or programming 
for the PP machine, while these same costs would increase in a stored- 
sequence system.  Also, a chip with faster response times would 
almost certainly justify the use of the SR machine, since sequence 
efficiency would no longer be any problem. 
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Appendix A : Design of the Test System 
This section presents the details of implementation of the pseudo- 
random test system.  Most of the electronics were contained on five 
plug-in boards, organized by function as follows: 
Board 1: decoder / driver for seven-segment LED address display 
(mounted on the board). 
Board 2: decoder / driver for keyboard and static switch display. 
Board 3: control circuit and output comparators. 
Board 4: clock generator. 
Board 5: pseudo-random signal generator (PRSG). 
In addition, two p.c. boards used for keyboard interfacing in the 
stored-sequence system were used as separate interfaces for the KGD 
and DUT.  The logic board used in the calculator was employed in this 
system, for powering the KGD and DUT, and for interfacing the DUT to 
the printer and display tube.  Finally, a system power supply, also 
used in the stored-sequence system, was used here to provide regulated 
+15 V and -15 V sources, as well as an unfiltered source of about 7.5 V 
rms for driving the LED's.  The physical organization of the system is 
shown in Fig. A-l. 
Most of the logic was contained in small or medium scale inte- 
grated circuits.  CMOS technology was chosen, because, of its avail- 
ability, superior noise immunity, and because it interfaced easily 
with the 15 V PMOS calculator chip. 
Schematic drawings of the plug-in boards are given in Figs. A-2 
through A-6.  These drawings give an accurate representation of the 
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test system design.  However, some information has been omitted, such 
as pin numbers of IC's and edge connectors, power connections for V 
and ground, and power supply bypass capacitors.  Also, unused inputs 
on logic gates are not shown (e.g. a two-input gate in the drawing 
may actually be a three-input gate with two inputs tied together). 
Following are brief notes on circuit operation.  In most cases, 
the operation should be self explanatory.  A fuller understanding of 
circuit operation can be gained with the aid of a handbook on the 74C 
and 4000 series of CMOS IC's.4 The timing diagram (Fig. A-7), and the 
outline of the system given in the test, should provide an understand- 
ing of how the boards fit together within the system. 
Board 1 : The KCLKA signal undergoes a high-to-low transition at 
the beginning of each new address, and is used to clock the four-decade 
address counter.  The RUN signal pulses low-to-high at the start of the 
test, clocking a " 1 " into the D flip-flop, which in turn resets the 
address counter.  Two clock cycles later, the reset line is cleared by 
signal T2.  Thus the first address is displayed as 0000.  The RC 
network on the D flip-flop's S input resets the counter on power-up. 
The diodes between the counters and decoder / drivers are used to 
interface the 5V TTL decoder / drivers to the 15V CMOS. 
Board 3 : The pause mode is engaged by the Single-Step switch, or 
through the action of the D flip-flops.  A high-to-low transition from 
the signal selected by the pause mode switch causes PAUSE to go low. 
This condition is cleared by a subsequent depression of the RUN push- 
CMOS Databook, National Semiconductor Corporation, Santa Clara, 
California, 1977 
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button.  The address signals 10, 100, and 1000 come from the eight's 
digits of the address counter, and pulse low at the desired times. 
The pull-down resistors to V   (the DUT and KGD negative supply 
terminal) are required, since all these outputs are of the open-drain 
type. 
Board 4:  The ACLK signal from the DUT's internal clock is 
divided by two in frequency, and then fed into a three-stage decade 
counter.  In No-Print mode, the printer strobe signals E3S10, E3S20, 
and E3SL0 are derived from the counter output.  The counter also helps 
generate the hold-off timing for new keys, in conjunction with the 
T0.1, RDY, and ENABLE flip-flops. 
The ENABLE signal, when high, causes a key to be input to the DUT 
and KGD.  When the DUT has processed the current key, it toggles the 
KRDY line.  This resets RDY to "0" and causes ENABLE to go low at 
clock cycle 1, Modulo 1000.   KCLKA switches low at this time, and 
clocks the PRSG to create the next key.  The ENABLE flip-flop remains 
low until clock cycle 900, Modulo 1000.  The effect of this is to hold 
off the new key for 899 clock cycles, in order to allow a keyboard 
debouncing network within the DUT to time out. 
The purpose of gating the KRDY signal with T900A is illustrated 
in the timing diagram.  When the DUT has processed the "-1" key, it 
toggles KRDY, which pulses RDY low.  At time M thousand and one, the 
new key is generated, but is held off by ENABLE until time M thousand 
nine hundred. At time 1 Mod 1000, RDY is set to the high state by KCLK. 
For convenience, the term clock cycle used in this paper refers to 
the ACLK2 signal, which is half of the DUT ACLK frequency. 
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However, when KCLK returns low, the KRDY signal is still toggling, 
because the DUT has not "seen" the new key until ENABLE returns high. 
Hence the RDY flip-flop would be reset an undesired second time. 
T900A thus prevents KRDY from resetting the flip-flop until the DUT 
has accepted the new key (which always occurs before time (M+l) 
thousand). 
In the pause mode, the KRDY signal is prevented from resetting 
the RDY flip-flop.  The system will therefore hold the current key on 
indefinitely, until the RUNA signal clocks the RDY flip-flop low. 
The signal Print selects the clock-generated printer strobes in 
No-Print operation, and printer-generated strobes in Print operation. 
The diode-resistor networks are used to pull up the strobe lines to 
V  (the positive supply terminal for the DUT and KGD), when the system 
JO 
is reset.  This prevents damaging the DUT or KGD when V  is removed. 
The synchronous power-on initiate (SPOI) signal must be presented 
to both calculator chips instead of POI, to guarantee that the power- 
on sequence is initiated at the same clock cycle. 
Board 5 : The CA signal derived from a.a CE must be gated with Tl 
to prevent a race condition from producing spurious outputs.  Because 
CE is not valid until two gate delays after a.   and a    are valid, the 
previous value of CE could be erroneously used.  Since Tl is low for 
the first clock cycle following the new key's generation, it only 
strobes the a a CE gate when the output is stable.  For similar 
reasons, the CE flip-flop is clocked at time 0 Mod 1000, when the data 
is stable.  This sets up a CE overide on the next key. 
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The DUT and KGD interfaces are partially shown in Fig. A-6. 
PRSG outputs ka , ka , and ka switch one of the DUT keyboard strobe 
signals, STRi, onto the D output of the DG 506.  Outputs ka and ka 
select one of four keyboard return lines, KBj, to receive the selected 
strobe pulse.  The DG 201 FET-switches select static switch options in 
a similar fashion.  These two devices close switch Sk on a low input 
level ;  hence all PRSG outputs to these switches are considered to be 
inverted. 
The post processor schematic diagram has been given in Fig. 4 of 
the text.  The form of the combinational logic generating the output 
kp is indicated in the notes to the state tables (Tables A-l and A-2), 
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Table A-l  State table of post processor I, 
State Code 
SSSS 
4321 
kP, ka .ka„kanka. 4  3  2  1 
0000 0001 0010 0011 0100  0101 0110 0111 
CE 0000 0 N3, 
/ 
CE N3, CE N3, CE N3, CE|N3, CE N4, CE N4, CE N4, CE 
CA1 0001 0 \ LAZ ,  L1L — / 
CA2 0010 0 CA2, CE Nl, CE Nl, CE Nl, CE Nl, CE Nl, CE Nl, CE Nl, CE 
NUM1 0011 0 Nl, - Nl, • Nl, 1 N2, 2 Gl, 3 02, 3 N2, 4 Zl, 5 
NUM2 0100 0 Gl, - Gl, • Zl, 1 02, 2 Nl, 3 Zl, 3 N2, 4 Nl, 5 
NUM3 0101 0 N3, - N3, , N3, 1 N4, 2 Z2, 3 03, 3 N4, 4 Z2, 5 
NUM4 0110 0 03, - 03, , CE, 1 N4, 2 N3, 3 Z2, 3 Gl, 4 N3, 5 
ZER01 0111 0 Gl, 0 Gl, 0 Nl, 0 N2, 0 Zl, 00 Gl, 00 Nl, 00 02, 00 
ZER02 
GTl 
1000 
1001 
0 
1 
Gl, 
i 
0 N3, 0 N4, 0 03, 0 Z2, 00 Gl, 00 N3, 00 03, 00 
\ YIX    j   HJ / 
GT2 1010 1 T, GT T, 3T T, GT T, GT T, GT S, GT S, GT S, GT 
0P1 1011 1 02, +1 N3, + 1 N4, +1 02, +2 N3, +2 N4, +2 Gl, -1 02, -1 
0P2 1100 1 02, # N3, X N3, x N4, x N4, x N3, 7. N3, 7. N3, 7. 
0P3 1101 1 03, # T, +1 03, +1 03, -1 S, +2 T,  -2 03, x N3, x 
SUB 1110 1 N4, SI T, SI 03, SI 03, SI 03, SI 03, SI 03,CNT 03,CNT 
T0T 1111 ka4 N3,, T2 03, T2 G2, T2 CA1,T2 CA1,T2 01, T2 01, T2 01, T2 
State Code kp4 kaj 4 <a3 ka ka1 
SSSS 
4321 
1000   1001   1010 1011  1100  1101   1110  1111 
CE 
CA1 
0000 
0001 f~\ 
N4, CE N4, CE S, CE S, CE |S, CE S, CE T, CE T, CE 
0 \ " UA<S  ,   L/lii""" / 
CA2 0010 0 Nl, CE N2, CE N2, CE N2, CE N2, CE N2, CE N2, CE N2, CE 
NUM1 0011 0 02, 5 N2, 6 Zl, 6 N2, 7 Zl, 7 02, 8 Gl, 9 02, 9 
NUM2 0100 0 02, 5 N2, 6 02, 6 N2, 7 02, 7 Nl, 8 N2, 9 Zl, 9 
NUM3 0101 0 03, 5 Gl, 6 03, 6 Z2, 7 CE, 7 N4, 8 Gl, 9 03, 9 
NUM4 0110 0 Gl, 6 N3, 6 Z2, 6 N4, 7 03, 7 Z2, 8 N4, 9 03, 9 
ZER01 0111 0 02, 00 02, 00 02,000 Z1,000 G1.000 02,000 02,000 02,000 
ZER02 
GTl 
GT2 
1000 
1001 
1010 
0 
1 
1 
03, 00 03, 00 Z2,000 G1,000 03,000 03,000 03,000 03,000 
V > 
\ .J ,     Li 1 ■  > 
0P1 1011 1 N3, -1 N3, -1 N4, -1 Gl, -2 02, -2 N3, -2 N4, -2 N4, -2 
0P2 1100 1 N4, 7. N4, "/. 02, +1 02, -1 Gl, -1 Gl, +2 N4, +2 02, -2 
0P3 1101 1 N3, 7. N4, 7. G2, = CA1, = N3, = CA1, % CE, % N4, % 
SUB 1110 1 T, :NT 03, CNT 03, S2 03, S2 03, S2 03, S2 03, S2 03, S2 
T0T 
,.-— — 
1111 ka4 N4, Tl 03, Tl T,  Tl CA1,T1 CA1,T1 01, Tl 01, Tl 01, Tl 
Notes: 
1. Table lists next state, present output. 
2. kp4 = ( s4 + Ts~rs~rs7T+ <ka4 + (S^S^)) 
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Table A-2  State table of post processor II 
State Code 
SSSS 
4321 
kp, 
0000   0001 
ka„ka_ka0ka. 4  3  2] 
0010  0011 0100 0101   0110  0111 
CE 0000 0 
 
*3 , CE- •s "  1 
CM 0001 0 - CA2 , CE s ^ / 
CA2 
NUMl 
0010 
0011 
0 
0 
/ M1 CE 
3 
\ 
Nl, 1 Nl, 2 N2, 3 N2, Nl, 4 N2, 5 N2, 5 
? 
N2, 5 
NUM2 0100 0 02, - Nl, . 02, 0 N2, 00 N2, 00 N1,000 N2.000 02, 1 
NUM3 0101 0 N3, 1 N3, 2 N4, 3 N4, 3 N3, 4 N4, 5 N4, 5 N4, 5 
NUM4 0110 0 03, - N3, . 03, 0 N4, 00 N4, 00 N3,000 N4,000 PI, 1 
TT2 0111 f 03, T2 03, T2 03, T'2 P2, T2 P2, T2 P2, T2 PI, T2 PI, T2 
TT1 
GT1 
1000 
1001 
1 
1 
03,CNT Pl.CNT 03, Tl 03, SI 
GT 
03, Tl PI, Tl PI, Tl P2, Tl 
vox , 
 7 
GT2 
0P1 
1010 
1011 
1 
1 
t T1 GT 
-1 02, -1 02, -1 G2, -1 N3, 02, + 1 02, +1 N3, +1 
 7 
N3, +1 
0P2 1100 1 02, -1 Nl, -1 N3, -1 Nl, +1 N3, + 1 02, +1 Nl, -2 02, +2 
0P3 1101 1 Gl, = N3, = PI, = P2, = 03, % PI, % P2, % G2, % 
PM1 1110 1 G2, -1 P2, -1 N3, -1 Gl, -1 Tl, -1 03, -1 03, -1 CA1,-1 
PM2 ' 1111 1 G2, -2 PI, -2 N3, -2 Gl, -2 T2, -2 03, -2 03, -2 CAl,-2 
State Code kp.              ka ka ka ka = 
(-10 0 0      ^^                                        ^^ 
4321    1000   1001   1010   1011   1100   1101   1110   1111 
CE 0000 0 N3, CE N3, CE N3, CE|N3, CE N3, CE G2, CE Tl, CE T2, CE 
CA1 0001 0 f - CA2 , CE N \ / 
CA2 0010 0 Nl, CE Nl, CE Nl, CE Nl CE Nl, CE Nl, CE Nl, CE CA2,CE 
NUMl 0011 0 N2, 6 N2, 6 Nl, 7 N2 7 Nl, 8 N2, 8 N2, 9 N2, 9 
NUM2 0100 0 02, 2 02, 3 Gl, 4 N2 5 N2, 6 N2, 7 Gl, 8 02, 9 
NUM3 0101 0 N4, 6 N4, 6 N3, 7 N4 7 CE, 8 N3, 8 N4, 9 N4, 9 
NUM4 0110 0 Gl, 2 P2, 3 PI, 4 N4 5 N4, 6 N4, 7 P2, 8 03, 9 
TT2 0111 f PI, T2 Tl, T2 CA1 ,T2 Gl , T2 Gl, T2 Gl, T2 T2, S2 03, S2 
TT1 
GT1 
1000 
1001 
1 
1 
P2, 
* 
Tl T1,CNT P2, Tl Gl , Tl 
GT 
Gl, Tl Gl, Tl T2, Tl CA1.T1 
\ yj-t- 7 
GT2 1010 1 T2 , GT V \" 7 
0P1 1011 1 02, -2 Gl, -2 N3, -2 N3 -2 02, +2 02, +2 G2, +2 N3, +2 
0P2 1100 1 No, +2 Gl, x 02, X N3 X N3, X N3, 7. N3, 7. N3, 7 
0P3 1101 1 N3, % 03, # 03, X PI X N3, X 03, 7. P2, 7. N3, 7 
PM1 1110 1 PI, + 1 P2, +1 P2, +1 N3 . +1 Gl, +1 Tl, +1 03, +1 03, +1 
PM2 1111 1 P2, +2 PI, +2 PI, +2 N3 , +2 Gl, +2 T2, +2 03, +2 03, +2 
Notes: 
1. Table lists next state, present output. 
2. f = ka ka ka 
*P, S4 + (f + (S^S^) 
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